Message 1 of 2
Simulate Logic Gates
Not applicable
02-03-2020
08:23 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report
Is there a way to simulate logic gates in a SPICE model? I'm trying to build an adder out of ANDs, ORs, and XORs, and would like to simulate the entire circuit, but cannot find a way to create the logic gate chips.
